INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT4015

Dual 4-bit serial-in/parallel-out shift register

Product specification

File under Integrated Circuits, IC06

December 1990

Philips Semiconductors

PHILIPS

Dual 4-bit serial-in/parallel-out shift register

74HC/HCT4015

FEATURES

- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT4015 are high-speed Si-gate CMOS devices and are pin compatible with the "4015" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4015 are dual edge-triggered 4-bit static shift registers (serial-to-parallel converters). Each shift register has a serial data input (1D and 2D), a clock input (1CP and 2CP), four fully buffered parallel outputs ($1Q_0$ to $1Q_3$ and $2Q_0$ to $2Q_3$) and an overriding asynchronous master reset (1MR and 2MR). Information present on nD is shifted to the first register position, and all data in the register is shifted one position to the right on the LOW-to-HIGH transition of nCP.

A HIGH on nMR clears the register and forces nQ_0 to nQ_3 to LOW, independent of nCP and nD.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/ t_{PLH}	propagation delay nCP to nQ_n	C_L = 15 pF; V_{CC} = 5 V	16	18	ns
f_{max}	maximum clock frequency		110	74	MHz
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per register	notes 1 and 2	35	40	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

    $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \, (C_L \times V_{CC}^2 \times f_o)$ where:

    f_i = input frequency in MHz

    f_o = output frequency in MHz

    $\Sigma \, (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

    C_L = output load capacitance in pF

    V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}

   For HCT the condition is V_I = GND to $V_{CC} - 1.5$ V

ORDERING INFORMATION

See *"74HC/HCT/HCU/HCMOS Logic Package Information"*.

## Dual 4-bit serial-in/parallel-out shift register

74HC/HCT4015

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
5, 4, 3, 10	$1Q_0$ to $1Q_3$	flip-flop outputs
6, 14	1MR, 2MR	asynchronous master reset inputs (active HIGH)
7, 15	1D, 2D	serial data inputs
8	GND	ground (0 V)
9, 1	1CP, 2CP	clock inputs (LOW-to-HIGH, edge-triggered)
13, 12, 11, 2	$2Q_0$ to $2Q_3$	flip-flop outputs
16	V_{CC}	positive supply voltage

Fig.1 Pin configuration.

Fig.2 Logic symbol.

Fig.3 IEC logic symbol.

Dual 4-bit serial-in/parallel-out shift register

74HC/HCT4015

Fig.4 Functional diagram.

Fig.5 Logic diagram (one 4-bit serial-in/parallel-out shift register).

FUNCTION TABLE

INPUTS				OUTPUTS			
n	nCP	nD	nMR	nQ_0	nQ_1	nQ_2	nQ_3
1	↑	D_1	L	D_1	X	X	X
2	↑	D_2	L	D_2	D_1	X	X
3	↑	D_3	L	D_3	D_2	D_1	X
4	↑	D_4	L	D_4	D_3	D_2	D_1
	↓	X	L	no change			
	X	X	H	L	L	L	L

Notes

1. H = HIGH voltage level
   L = LOW voltage level
   X = don't care
   ↑ = LOW-to-HIGH clock transition
   ↓ = HIGH-to-LOW clock transition
   n = number of clock pulse transitions
   D_n = either HIGH or LOW

APPLICATIONS

• Serial-to-parallel converter

• Buffer stores

• General purpose register

Dual 4-bit serial-in/parallel-out shift register

74HC/HCT4015

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard
I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V_{CC} (V)	**WAVEFORMS**
		+25			**−40 to +85**		**−40 to +125**				
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay nCP to nQ_n		52 19 15	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.6
t_{PHL}	propagation delay nMR to nQ_n		44 16 13	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.7
t_{THL}/ t_{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6
t_W	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.6
t_W	master reset pulse width HIGH	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t_{rem}	removal time nMR to nCP	60 12 10	17 6 5		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.7
t_{su}	set-up time nD to nCP	60 12 10	8 3 2		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.8
t_h	hold time nD to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.8
f_{max}	maximum clock pulse frequency	6.0 30 35	33 100 119		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.6

Dual 4-bit serial-in/parallel-out shift register   74HC/HCT4015

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard
I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.
To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nD	0.30
nMR	1.50
nCP	1.50

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C) 74HCT +25			−40 to +85		−40 to +125		UNIT	V_{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay nCP to nQ$_n$		21	35		44		53	ns	4.5	Fig.6
t_{PHL}	propagation delay nMR to nQ$_n$		18	35		44		53	ns	4.5	Fig.7
t_{THL}/ t_{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6
t_W	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig.6
t_W	master reset pulse width HIGH	16	5		20		24		ns	4.5	Fig.7
t_{rem}	removal time nMR to nCP	20	10		25		30		ns	4.5	Fig.7
t_{su}	set-up time nD to nCP	12	4		15		18		ns	4.5	Fig.8
t_h	hold time nD to nCP	5	−2		5		5		ns	4.5	Fig.8
f_{max}	maximum clock pulse frequency	30	67		24		20		MHz	4.5	Fig.6

Dual 4-bit serial-in/parallel-out shift register

74HC/HCT4015

AC WAVEFORMS

(1) HC : $V_M = 50\%$; $V_I = $ GND to V_{CC}.
HCT: $V_M = 1.3$ V; $V_I = $ GND to 3 V.

Fig.6   Waveforms showing the clock (nCP) to output (nQ_n) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.

(1) HC : $V_M = 50\%$; $V_I = $ GND to V_{CC}.
HCT: $V_M = 1.3$ V; $V_I = $ GND to 3 V.

Fig.7   Waveforms showing the master reset (nMR) pulse width, the master reset to output (nQ_n) propagation delay and the master reset to clock (nCP) removal time.

The shaded areas indicate when the input is permitted to change for predictable output performance.

(1) HC : $V_M = 50\%$; $V_I = $ GND to V_{CC}.
HCT: $V_M = 1.3$ V; $V_I = $ GND to 3 V.

Fig.8 Waveforms showing the data set-up and hold times for nD inputs.

Dual 4-bit serial-in/parallel-out shift register

74HC/HCT4015

PACKAGE OUTLINES

See *"74HC/HCT/HCU/HCMOS Logic Package Outlines"*.